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Abstract—Eliminating the leakage current is one of the most important issues for transformerless 
three phase photovoltaic (PV) systems. In this paper, the leakage current elimination of a three-phase 
four-leg PV inverter is investigated. With the common mode loop model established, the generation 
mechanism of the leakage current is clearly identified. Different typical carrier-based modulation 
methods and their corresponding common mode voltages are discussed. A new modulation strategy 
with Boolean logic function is proposed to achieve the constant common mode voltage for the leakage 
current reduction. Finally the different modulation methods are implemented and tested on the 
TMS320F28335 DSP +XC3S400 FPGA digital control platform. The experimental results verify the 
effectiveness of the proposed solution.  
Index Terms—Transformerless photovoltaic system, three-phase four-leg inverter, pulse width 
modulation, leakage current 
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I. INTRODUCTION 
Transformerless photovoltaic (PV) inverters have been receiving more and more attention due to small 
size, low cost and high efficiency. But the leakage current arises due to lack of galvanic isolation. The 
leakage current is prone to result in the electromagnetic interferences and potential safety problems. 
Therefore, the leakage current should be limited below the VDE 0126-01-01 standard of 30 mA [1].  
Many interesting methods have been reported to deal with the leakage current for transformerless PV 
inverters. They can be classified into two groups: single-phase and three-phase solutions. For single-phase 
applications, the basic idea is to achieve both the unipolar three-level PWM and constant common mode 
voltage by integrating the auxiliary switches into H-bridge inverter [2]–[10]. It has the advantages such as 
the small filter inductor due to the low current ripple and negligible leakage current. Another insightful 
contribution by Zhou and Li is the leakage current suppression solution for the cascaded multilevel PV 
inverter [11]. Note that all the abovementioned single-phase topologies operate in the hard-switching mode. 
In order to further increase the efficiency, Xiao, et al proposed the soft-switching transformerless PV inverter 
[12], [13]. It can achieve the higher efficiency with the leakage current suppression capability. On the other 
hand, for three-phase applications, a solution proposed by Cavalcanti, et al, utilizes the improved modulation 
techniques for the constant common mode voltage to reduce the leakage current [14]. In [15], a space vector 
modulation is presented to keep the common mode voltage constant for eliminating the leakage current in 
three-level neutral point clamped inverters. Another interesting space vector modulation was proposed by 
Lee, et al to reduce the leakage current for three-phase 3-level T type inverters [16]. Both solutions are based 
on the space vector modulation, which is interesting and insightful, but needs the high computational burden 
due to the space vector sector selection, dwell time calculation and pulse sequence arrangement [17]. It 
should be noted that most of abovementioned three-phase solutions are limited to three-leg PV inverters, 
while the solutions for three-phase four-leg PV inverters are not received much attention. In [18], a four-leg 
inverter with a phase-shifting modulation has been presented to eliminate the common mode voltage. 
However, its operation is limited with a modulation index less than 0.666 or more than 1.108. In typical PV 
system applications, the modulation index is generally higher than 0.666 and lower than 1.0 for an effective 
dc-link voltage utilization and linear modulation operation range. Therefore, the new modulation strategy 
with leakage current elimination for three-phase four-leg PV inverter needs further investigation. 
 
 The objective of this paper is to develop a new modulation strategy for the leakage current elimination in 
three-phase four-leg PV inverter. The rest of the paper is organized as follows. Section II presents the 
theoretical analysis of the common-mode loop model for the three-phase four-leg PV inverter, and then the 
factors which affect the leakage current are clearly clarified. In Section III, the conventional modulation 
strategies are discussed, and then a new modulation strategy with Boolean logic function is proposed. 
Section IV evaluates the performance of the different modulation strategies of the four-leg PV inverter in 
term of the leakage current. Finally, the conclusion is provided in Section V.      
 
II. COMMON-MODE MODEL OF FOUR-LEG PV INVERTER 
Fig. 1 shows the schematic of three-phase four-leg PV inverter, where Cpv is the parasitic capacitor 
between the PV panel and ground. The common-mode loop model is shown in Fig. 2, where UPV is parasitic 
capacitor voltage, ICM is leakage current, UAN, UBN, UCN, UDN are the voltages between the inverter outputs 
and the negative terminal of the PV array, VCi(i=1,2,3,4) is filter capacitor Ci voltage. 
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Fig. 1  Schematic of three-phase four-leg PV inverter. 
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Fig. 2  Common-mode loop model. 
 
  To better understand the common-mode loop model, the following mathematical equations are derived 
from Fig. 2 with the Kirchhoff laws. 
1 1PV AN saU U sL I V           (1) 
  2 2PV BN sbU U sL I V           (2) 
3 3PV CN scU U sL I V           (3) 
4 4 4 1PV DN c c saU U sL I V V V             (4) 
 4 4 4 2PV DN c c sbU U sL I V V V            (5) 
4 4 4 3PV DN c c scU U sL I V V V            (6) 
1 2 3 4 CM+ + + =I I I I I        (7) 
  The common mode voltage is defined as: 
( ) / 4CM AN BN CN DNU U U U U           (8) 
The parasitic capacitor voltage of UPV can be derived from (1) ~ (8) as follows. 
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where C1=C2=C3=C, L1=L2=L3=L4=L. 
The capacitor voltage of VC4 can be also be derived as follows.  
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where b0=3LCCPV, b2=12C, a0=-3L
2
CC4CPV, a2=-(12LCC4+3LCCPV+LC4CPV), a4=-(9C+3C4) and 
Vod=(VAN+VBN+VCN). 
The leakage current can be calculated: 
( )
( ) PVCM PV
du t
i t C
dt
          (11) 
From (11), it can be observed that the leakage current depends on both the parasitic capacitance of Cpv 
and ( ) /PVdu t dt . In practice, the parasitic capacitance is unknown and dependent on many factors such as the 
humidity, weather conditions, dust covering the PV panel, and so on. However, the value of the parasitic 
capacitance is generally small, e.g. 220nF in [14]. On the other hand, the leakage current can be effectively 
suppressed if the voltage of ( )PVu t is constant. From (9) and (10), it can be observed that ( )PVu t is dependent 
on the common mode voltage of UCM and the fourth-leg capacitor voltage VC4. Whereas VC4 is relevant to 
UCM. Therefore, the common mode voltage of UCM is the main concern. 
For a three-phase four-leg inverter, there are 2
4
=16 switching states as shown in Tab. I, where Vdc is the 
dc-link voltage. 
Tab. I  COMMON MODE VOLTAGE (CMV) AND SWITCHING STATES 
CMV Switching states 
Vdc 1111 
3Vdc/4 1110, 1101, 1011, 0111 
Vdc/2 1100, 1001, 0011, 0101, 1010, 0110 
Vdc/4 0001, 0010, 0100, 1000 
0 0000 
 
As shown in Tab. I, the CMV varies in case of different switching states. The following section will 
discuss the effect of the different modulation methods on the switching states and common mode voltages. 
III. ANALYSIS OF DIFFERENT MODULATION STRATEGIES 
A. Conventional modulation strategies 
The carrier-based PWM method is widely used for three-phase four-leg inverters, e.g. SVPWM and 
discontinuous PWM (DPWM). The switching pulse patterns are shown in Fig. 3 (a) and (b). In the case of 
Fig. 3 (a) and (b), ma, mb, mc and md are modulation signals and zero-sequence component respectively. The 
switching signal of the fourth leg is generated by comparing md with the triangle wave Vtri. In this way, the 
major difference between SVPWM and DPWM is md. 
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Fig. 3  Switching states and CMV in case of different modulation strategies (m=0.9). (a) SVPWM. (b) 
DPWM. (c) Phase-shifting modulation.  
As shown in Fig.3, the peak-peak value of CMV is Vdc in SVPWM. Although the peak-peak value of 
CMV is reduced in DPWM, but the CMV is still time-varing. In phase-shifting modulation, the peak-peak 
value of CMV is reduced, but the CMV is not constant. Therefore, the above three modulation methods are 
not able to eliminate the leakage current due to the high frequency CMV. 
 
B. Proposed modulation strategy 
In order to achieve the constant common mode voltage to eliminate the leakage current, a new modulation 
strategy is proposed, as shown in Fig. 4. The relationship between switching states and logic signals is listed 
in Table II. 
X
1
0
1
0
1
0
1
S
3
S
5
S
Y
Z
T1
S
2
S
4
S
6
S
7
S
8
S
0
0
1
0 T 2T
1
0
3T
Enable signals






b
m
T3
S
T2
S
a
m
c
m
Eq.(12)
 
Fig. 4  Proposed modulation strategy 
T1 11 T1 2
T2 33 T2 4
T3 55 T3 6
77 1 3 5 8
S =(XY+XZ+YZ)S +XS      S =S
S =(XY+YZ+XZ)S +YS     S =S   
S =(XZ+YZ+XY)S +ZS      S =S    
S =S S S                          S =S 
(12) 
 
Tab. II  Relationship between switching states and logic signals 
ST1 ~ST3 XYZ S1 S3 S5 S7 UCM 
100 000 1 0 0 1 Vdc/2 
010 000 0 1 0 1 Vdc/2 
001 000 0 0 1 1 Vdc/2 
 
001 0 0 1 1 Vdc/2 
010 0 1 0 1 Vdc/2 
011 0 1 1 0 Vdc/2 
100 1 0 0 1 Vdc/2 
101 1 0 1 0 Vdc/2 
110 1 1 0 0 Vdc/2 
100 111 0 1 1 0 Vdc/2 
010 111 1 0 1 0 Vdc/2 
001 111 1 1 0 0 Vdc/2 
 
In Fig. 4, the input signals XYZ are obtained by comparing the modulation signals ma, mb, mc and triangle 
carrier. When the modulation signal is larger than triangle wave, the output is 1, otherwise is 0. The rotation 
operation of ST1, ST2 or ST3 works for each switching cycle of T. Thus it can be divided into three cases: 
 Case I: During the period [0~T], ST1 is 1, while ST2 and ST3 are 0. Take Line 2 for example, when ST1~ST3 
is 100 and XYZ is 000, the output signals S1~S8 can be obtained from (12) as follows. 
T1 11 T1 2
T2 33 T2 4
T3 55 T3 6
77 1 3 5 8
S =(XY+XZ+YZ)S +XS =1     S =S 0
S =(XY+YZ+XZ)S +YS =0    S =S =1  
S =(XZ+YZ+XY)S +ZS =0     S =S =1   
S =S S S =1                         S =S =0

 
       (13) 
In this case, the output voltages are UAN=UDN=Vdc, UBN=UCN=0, thus the CMV is UCM=(UAN+UBN+UCN 
+UDN)/4= Vdc/2. Similarly, the CMV can be kept constant as Vdc/2 with other states in Case I. 
Case II: During the period [T~2T], ST2 is 1 and ST1 and ST3 are 0. Take Line 3 for example, when ST1~ST3 
is 010 and XYZ is 000, the output signals S1~S8 can be obtained from (12) as follows. 
T1 11 T1 2
T2 33 T2 4
T3 55 T3 6
77 1 3 5 8
S =(XY+XZ+YZ)S +XS =0     S =S 1
S =(XY+YZ+XZ)S +YS =1    S =S =0  
S =(XZ+YZ+XY)S +ZS =0     S =S =1   
S =S S S =1                         S =S =0

 
      (14) 
In this case, the output voltages are UAN=UCN=0, UBN=UDN=Vdc, thus the CMV is UCM=(UAN+UBN+UCN 
+UDN)/4= Vdc/2. Similarly, the CMV can be kept constant as Vdc/2 with other states in Case II. 
Case III: During the period [2T~3T], ST3 is 1 and ST1 and ST2 are 0. Take Line 4 for example, when 
ST1~ST3 is 001 and XYZ is 000, the output signals S1~S8 can be obtained from (12) as follows. 
T1 11 T1 2
T2 33 T2 4
T3 55 T3 6
77 1 3 5 8
S =(XY+XZ+YZ)S +XS =0     S =S 1
S =(XY+YZ+XZ)S +YS =0    S =S =1  
S =(XZ+YZ+XY)S +ZS =1     S =S =0   
S =S S S =1                         S =S =0

 
       (15) 
In this case, the output voltages are UAN=UBN=0, UCN=UDN=Vdc, thus the CMV is UCM=(UAN+UBN+UCN 
+UDN)/4= Vdc/2. Similarly, the CMV can be kept constant as Vdc/2 with other states in Case III. 
In summary, the CMV can be kept constant as Vdc/2 with the proposed modulation strategy.  
   
IV. EXPERIMENTAL RESULTS 
In order to verify the effectiveness of the proposed modulation strategy, the experimental tests are carried 
out. The system parameters are listed as follows. The DC bus voltage is 120V, the switching frequency is 10 
kHz, filter inductor is 5 mH, filter capacitors are 9.9 uF, the modulation index is 0.9, and parasitic capacitor 
is 300 nF. The modulation algorithms are implemented in TMS320F28335 DSP, and the logic operations are 
programmed with XC3S400 FPGA. A performance comparison between conventional and proposed 
modulation strategies is presented as follows.  
Fig. 5 shows the experimental results of the line-line voltage and output current. It can be observed that 
the line-line voltage is unipolar with SVPWM and DPWM, while bipolar in phase-shifting and proposed 
modulations. The THDs of four modulation methods are 78.82%, 78.94%, 106.65% and 110.11% 
respectively. However, after the output filter, the voltage and current will be sinusoidal, as shown in Fig. 5. 
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Fig. 5 Experimental results: Line-line voltage and output current. (a) SVPWM. (b) DPWM. (c) 
Phase-shifting modulation. (d) Proposed modulation. 
 
Fig. 6 shows the experiment results of the parasitic capacitor voltage and leakage current. In agreement 
with the theoretical analysis, the parasitic capacitor voltage is time-varying with higher amplitude with 
SVPWM and DPWM. Therefore, the leakage currents are much higher than 1A in both cases.  
 CPV voltage Ileakage RMS:1.35A
          
CPV voltage Ileakage RMS:1.34A
 
(a) (b)  
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Fig. 6  Experiment results: the parasitic capacitor voltage and leakage current. (a) SVPWM. (b) DPWM. (c) 
Phase-shifting modulation. (d) Proposed modulation. 
With the phase-shifting modulation, the peak-peak value of the parasitic capacitor voltage is still 
time-varying with small amplitude. So the leakage current can be reduced, but still as high as 152 mA. By 
using the proposed modulation method, the parasitic capacitor voltage remains almost constant without any 
high-frequency components. Therefore, the leakage current can be significantly reduced well below 30mA, 
which complies with the VDE 0126-1-1 standard. 
In summary, only the proposed method can meet the leakage current requirements, and the proposed 
solution successfully solves the modulation index limitation in [18], and paves a way of applications of 
four-leg topology to three-phase transformerless PV systems. 
A brief comparison with three-level converters such as NPC and T-type inverters is carried out. The 
four-leg topology requires less switches than NPC and T-type topologies, which reduces the system costs 
with high reliability due to less switches used [19]. On the other hand, the switch voltage stress of NPC 
topology is much lower than that of T-type and four-leg topologies. Therefore, the switching loss and system 
efficiency of NPC are better than that of T-type and four-leg topologies. In terms of harmonics, the line-line 
voltages of NPC and T-type topologies are five-level with lower harmonics, and the line-line voltage of 
four-leg topology are three-level with low harmonics. For the common mode leakage current, all three 
topologies can achieve the constant CMV and low leakage current. In practical applications, the system cost 
is one of the most important factors. As for three topologies, the four-leg topology is the best choice, 
especially for the low voltage applications, due to less switches used. For high voltage applications, NPC and 
T-type topologies are better choices. Therefore, the selection of topologies is dependent on the specific 
applications. It should be noted that the brief comparison is done in this paper. A comprehensive comparison 
with the existing solutions needs a systematic investigation, and will be reported in the future paper.  
 
V. CONCLUSION 
This paper has presented the analysis and experimental verification of a new modulation strategy to 
eliminate the leakage current of four-leg inverter for three-phase transformerless PV systems. The findings 
reveal that the conventional carried-based modulations are not able to keep the common mode voltage 
constant, and thus fail to reduce the leakage current in an effective way. On the other hand, the proposed 
modulation solution can achieve the constant common mode voltage. Therefore, the leakage current can be 
significantly suppressed well below 30 mA, as specified in the standard VDE-0126-1-1. In addition, the 
proposed modulation is simple to implement with no need of any space vector modulation. Therefore, it is 
attractive for three-phase transformerless PV systems.  
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